Staff Engineer, VLSI Design Engineering (SOC, Verification, UVM)
Job responsibilities:Develop test plans, tests and verification infrastructure for a complex IP/Sub-System or lead major deliverables for SoCCreate verification environment using UVM methodologyHands...