RTL Design Engineer
Job Summary: We are looking for a talented and experienced RTL Design Engineer to join our team and play a key role in the design and development of next-generation ASICs/SoCs. You will be responsible...
Explore 9 active Testbenches job openings aggregated from hundreds of sources. Roles range from entry-level to executive, remote and on-site, refreshed hourly.
Sign up to save jobs, get alerts, and see your CV match score.
Job Summary: We are looking for a talented and experienced RTL Design Engineer to join our team and play a key role in the design and development of next-generation ASICs/SoCs. You will be responsible...
Bring more to life. Are you ready to accelerate your potential and make a real difference within life sciences, diagnostics and biotechnology? At Leica Microsystems, one of Danaher's (https://danaher....
We are hiring a Low-power SoC DV Engineer with strong expertise in UPF-based verification. This role focuses on full-chip / sub-system verification, power intent validation, and advanced debugging. Ex...
Position Overview We are seeking a highly skilled and experienced Design Verification Engineer with over 6 years of experience, specifically in UCIe IP and Subsystem verification, to join our innovati...
Lead Verification Engineer Experience: 7 years Location: Hyderabad Job Description: Work as a member of a geographically distributed verification team to verify next-generation ASIC and FPGAs Develop...
Job Title: IP Verification Engineer – UVM verificationExp Level: 4+ yrsLocation: Bangalore/HyderabadJob Description: System Verilog based UVM Functional verification, Behavioral modelling of functiona...
Job Title: Design Verification Engineer Exp Level:2yrs Location: Bangalore/Hyderabad Job Description: Responsible for ensuring functional correctness of ASIC/SoC designs. Key Task: Develop and execute...
Experience: 4 to 12 Years.Location: Bangalore.Must have hands-on experience coding in System Verilog/UVM.Experience developing testbenches for block level or IP level verification.Experience working o...
Experience: 4 to 12 Years.Location: Bangalore.Must have hands-on experience coding in System Verilog/UVM.Experience developing testbenches for block level or IP level verification.Experience working o...
Sign up to save jobs, get personalized alerts, and tailor your CV for better matches.