Senior DV Engineers (UVM/Verilog)
LTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned. 8/10+ of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verificat...
Explore 1 active Dv Engineers job openings aggregated from hundreds of sources. Roles range from entry-level to executive, remote and on-site, refreshed hourly.
Sign up to save jobs, get alerts, and see your CV match score.
LTTS is looking for DV engineers with 7+ years of experience for lead role...detailed JD is below mentioned. 8/10+ of hands-on experience in SystemVerilog/UVM methodology and/or C/C++ based verificat...
Sign up to save jobs, get personalized alerts, and tailor your CV for better matches.