ACL Digital
9 months ago
DFT Engineers
Sign up to save this job, get alerts, and apply with an optimized CV.
Company information
- Company
- ACL Digital
- Location
- India, Karnataka, Bangalore India
- Posted
- 9 months ago
Job description
DFT Engineer Job Description: Scan insertion. SCAN DRC/Coverage debug. ATPG Pattern generation. Gate level simulations ( Zero delay/Timing Delay simulations). Worked on JTAG/P1500 protocols. Perl/Tcl scripting. Timing/Formal verification/PD flow knowledge is plus. Location: Bangalore Notice Period: Immediate Experience: 4 Years
Required skills
Interested in this position?
Create your free account and tailor your CV to match this job.