Sign up to save this job, get alerts, and apply with an optimized CV.
DFT Engineers
Job description
DFT Engineer Job Description: Scan insertion. SCAN DRC/Coverage debug. ATPG Pattern generation. Gate level simulations ( Zero delay/Timing Delay simulations). Worked on JTAG/P1500 protocols. Perl/Tcl scripting. Timing/Formal verification/PD flow knowledge is plus. Location: Bangalore Notice Period: Immediate Experience: 4 Years
Required skills
Sign up to apply
Create a free account to apply for this job and get access to:
- AI-powered CV optimization for this specific job
- Save jobs and create custom alerts
- See your CV match score for each job
Company information
- Company
- ACL Digital
- Location
-
India, Karnataka, Bangalore
India - Posted
- 7 months ago
Interested in this position?
Create your free account and tailor your CV to match this job.