Brightecs Innovation Pte Ltd
3 months ago
Senior PHY Design Engineer
Sign up to save this job, get alerts, and apply with an optimized CV.
Company information
- Company
- Brightecs Innovation Pte Ltd
- Location
- Singapore Singapore
- Posted
- 3 months ago
Job description
Key Responsibilities:
1. Circuit Design & Development.
- Design high-speed analog circuits for DDR PHY interfaces (DDR4/DDR5/LPDDR5/6).
- Key modules: PLLs, DLLs, TX/RX channels, ODT (On-Die Termination), equalizers (CTLE/DFE), voltage regulators.
- Optimize power, performance, area (PPA), and signal integrity (SI).
2. Signal/Power Integrity (SI/PI) Analysis.
- Model and simulate channel losses, crosstalk, jitter, and eye diagrams.
- Ensure compliance with JEDEC standards (e.g., DDR5-6400 MT/s).
- Design impedance-matching networks and noise-suppression circuits.
3. Process Technology Adaptation.
- Implement designs in advanced nodes (FinFET, 7nm/5nm and below).
- Address PVT (Process-Voltage-Temperature) variations and reliability challenges (TDDB, EM/IR).
- Collaborate with layout engineers on floor planning, matching, and parasitic extraction.
4. Validation & Testing.
- Develop test plans for lab characterization and ATE (Automated Test Equipment).
- Debug silicon failures using oscilloscopes, BERTs, and protocol analyzers.
- Perform shmoo plotting, margin analysis, and yield improvement.
5. Cross-Functional Collaboration.
- Work with digital design, verification, and firmware teams for PHY integration.
- Support package/PCB teams on SI/PI optimization.
- Document design specs, simulation reports, and test results.
Required Qualifications:
1. Bachelor’s degree or above in Electrical and Electronic Engineering (EEE).
2. With more than 8 years relevant experience in similar filed in semiconductor industry.
3. Technical Skills:
- Proficiency in EDA tools: Cadence Virtuoso, Spectre, HSPICE, ADS, EMX.
- Hands-on experience with DDR protocols (JEDEC DDR4/5, LPDDR5/6).
- Strong knowledge of analog fundamentals: noise analysis, stability, feedback systems.
- Experience in high-speed I/O design (>6.4 Gbps for DDR5).
4. Preferred Expertise:
- Design tape-out experience in FinFET/SOI technologies.
- Familiarity with SerDes, HBM, or other high-speed interfaces.
- Scripting skills: Python, MATLAB, Verilog-A/AMS.
Required skills
- validation
- python
- testing
- verification
- ads
- matlab
- pi
- ate
- stability
- dfe
- firmware
- si
- noise analysis
- digital design
- oscilloscopes
- circuit design
- cadence virtuoso
- ppa
- high-speed interfaces
- feedback systems
- eda tools
- margin analysis
- hbm
- ddr4
- plls
- verilog-ams
- semiconductor industry
- signal integrity
- eee
- serdes
- floor planning
- automated test equipment
- protocol analyzers
- verilog-a
- yield improvement
- spectre
- 7nm
- 5nm
- power integrity
- electrical and electronic engineering
- em/ir
- tddb
- tape-out
- finfet
- layout engineers
- hspice
- dlls
- ddr5
- parasitic extraction
- emx
- pvt variations
- phy design engineer
- ddr phy
- lpddr5
- lpddr6
- tx channels
- rx channels
- odt
- on-die termination
- ctle
- jedec standards
- ddr5-6400 mt/s
- berts
- shmoo plotting
- package/pcb
- analog fundamentals
- high-speed i/o design
- 6.4 gbps
- soi technologies
Interested in this position?
Create your free account and tailor your CV to match this job.