Senior Design Verification Engineer

Job description

We are hiring experienced ASIC Verification Engineers with strong hands-on expertise in SystemVerilog, UVM, and IP/SOC verification. The role involves leading a small team, defining testbench architecture, developing UVM environments, and driving coverage closure. Experience with debug tools (IUS/VCS/Questa/Verdi), scripting (Python/Perl/Shell), and protocols like AXI, PCIe, DDR, USB, CXL, Ethernet, etc., is highly preferred. Knowledge of CPU-based verification, NoC, low-power/GLS is a ...

Required skills

python perl ethernet usb shell noc systemverilog uvm pcie ddr axi vcs questa verdi cxl ip/soc verification ius cpu-based verification low-power/gls

Sign up to apply

Create a free account to apply for this job and get access to:

AI-powered CV optimization for this specific job
Save jobs and create custom alerts
See your CV match score for each job

Create free account Log in

Find similar jobs

Explore more opportunities like this one.

Jobs in India

Interested in this position?

Create your free account and tailor your CV to match this job.