L&T Technology Services
10 months ago
Formal Verification Engineer
Sign up to save this job, get alerts, and apply with an optimized CV.
Company information
- Company
- L&T Technology Services
- Location
- India, Karnataka, Bangalore India
- Posted
- 10 months ago
Job description
L&T Technology Services is hiring for Formal Verification Engineers with 5 years of experience. Job Location: Bangalore, India. Job Description is mentioned in details:: As a formal verification engineer working the complete formal verification for single or multiple design blocks and IP’s (CPU, Connectivity IP, Audio and Image Processing IP, Neural Networks IP, Memory/DMA Controller, Security IP, Peripheral IP, Interconnects, Power management subsystems, etc.), you will be responsible for: - Work on creating verification plans. - Work on creating test environment. - Work on Testbench creation. - Work on test case creation. - Work on Debugging of failed test cases. - Work on coverage collection and analysis. - Ability to understand RTL code (Verilog / VHDL) - Should have good knowledge on Verification methodologies. - Should be proficient in using formal verification tools like VC Formal/ Questa Formal, Jasper Gold and other formal tools. - Should be proficient in Assertion creation. - Scripting skills (TCL/ Perl/ Python) - Should be able to communicate effectively. - Should be able to work independently. - Experience in formal verification of CPU, Connectivity IPs, Audio and Image Processing IPs, Neural Networks IPs, Memory/DMA Controller, Security IPs, Peripheral IPs, Interconnects, Power management subsystems is preferred. - Excellent problem-solving skills - Strong communication and interpersonal skills. - Ability to work in a fast-paced environment. - Experience with industry-standard verification tools and methodologies. - Experience with scripting languages such as Python, Perl, or TCL. - Experience with formal verification techniques and tools. - Experience with hardware design and verification. - Experience with SystemVerilog and/or VHDL. - Experience with coverage-driven verification. - Experience with debugging and root cause analysis. Qualifications: - Bachelor's or Master's degree in Electrical Engineering, Computer Engineering, or a related field. - 5+ years of experience in formal verification. - Strong understanding of digital design and verification principles. - Experience with industry-standard verification tools and methodologies.
Required skills
- python
- electrical engineering
- perl
- computer engineering
- cpu
- systemverilog
- digital design
- verilog
- tcl
- vhdl
- verification methodologies
- interconnects
- formal verification
- vc formal
- questa formal
- jasper gold
- connectivity ip
- audio and image processing ip
- neural networks ip
- memory/dma controller
- security ip
- peripheral ip
- power management subsystems
- assertion creation
- rtl code
- testbench creation
- coverage-driven verification
- verification tools
Interested in this position?
Create your free account and tailor your CV to match this job.