Tessolve
8 months ago
Design Verification Engineer
Sign up to save this job, get alerts, and apply with an optimized CV.
Company information
- Company
- Tessolve
- Location
- India India
- Posted
- 8 months ago
Job description
Job Description: ASIC Design Verification Engineer Location: - Bangalore, Chennai, Hyderabad, Noida,Malaysia, Germany. Experience Range: 5 to 20 years Key Responsibilities: - Develop and execute test plans to verify complex ASIC designs. - Utilize System Verilog (SV) and UVM methodologies for verification tasks. - Perform functional, formal, GLS (Gate-Level Simulation), power, and CPU verification. - Conduct IP and subsystem-level verification, ensuring robust verification of high-speed protoc…
Required skills
Interested in this position?
Create your free account and tailor your CV to match this job.